

1 / 56




FIG. 1




FIG. 2

2 / 56

| | | DOMAIN | |
|------|---|------------|----------|
| | | NON-SECURE | SECURE |
| MODE | | MONITOR | |
| | 1 | NS MODE 1 | S MODE 1 |
| | 2 | NS MODE 2 | S MODE 2 |

FIG. 3




FIG. 4




FIG. 5

[illegible]

// = PRIVATE TO MODE

Fig. 6

4 / 56




FIG. 7




FIG. 8




FIG. 9

6 / 56




FIG. 10




FIG. 12




FIG. 11A




FIG. 11B

9 / 56




FIG. 13A




FIG. 13B

11 / 56

| EXCEPTION | VECTOR OFFSET | CORRESPONDING MODE |
|----------------|---------------|--------------------------------|
| RESET | 0x00 | SUPERVISOR MODE |
| UNDEF | 0x04 | MONITOR MODE / UNDEF MODE |
| SWI | 0x08 | SUPERVISOR MODE / MONITOR MODE |
| PREFETCH ABORT | 0x0C | ABORT MODE / MONITOR MODE |
| DATA ABORT | 0x10 | ABORT MODE / MONITOR MODE |
| IRQ / SIRQ | 0x18 | IRQ MODE / MONITOR MODE |
| FIQ | 0x1C | FIQ MODE / MONITOR MODE |
| SMI | 0x20 | UNDEF MODE / MONITOR MODE |

FIG. 14

| MONITOR | |
|----------------|-----|
| RESET | VM0 |
| UNDEF | VM1 |
| SWI | VM2 |
| PREFETCH ABORT | VM3 |
| DATA ABORT | VM4 |
| IRQ / SIRQ | VM5 |
| FIQ | VM6 |
| SMI | VM7 |

| SECURE | |
|----------------|-----|
| RESET | VS0 |
| UNDEF | VS1 |
| SWI | VS2 |
| PREFETCH ABORT | VS3 |
| DATA ABORT | VS4 |
| IRQ / SIRQ | VS5 |
| FIQ | VS6 |
| SMI | VS7 |

| NON-SECURE | |
|----------------|------|
| RESET | VNS0 |
| UNDEF | VNS1 |
| SWI | VNS2 |
| PREFETCH ABORT | VNS3 |
| DATA ABORT | VNS4 |
| IRQ / SIRQ | VNS5 |
| FIQ | VNS6 |
| SMI | VNS7 |

FIG. 15

12 / 56




FIG. 16




FIG. 17

13 / 56




FIG. 18




FIG. 19

14 / 56




FIG. 20




FIG. 21

15 / 56

| USER | SYSTEM | SUPERVISOR | ABORT | UNDEFINED | INTERRUPT | FAST INTERRUPT | MONITOR |
|------|--------|------------|----------|-----------|-----------|----------------|----------|
| R0 | R0 | R0 | R0 | R0 | R0 | R0 | R0 |
| R1 | R1 | R1 | R1 | R1 | R1 | R1 | R1 |
| R2 | R2 | R2 | R2 | R2 | R2 | R2 | R2 |
| R3 | R3 | R3 | R3 | R3 | R3 | R3 | R3 |
| R4 | R4 | R4 | R4 | R4 | R4 | R4 | R4 |
| R5 | R5 | R5 | R5 | R5 | R5 | R5 | R5 |
| R6 | R6 | R6 | R6 | R6 | R6 | R6 | R6 |
| R7 | R7 | R7 | R7 | R7 | R7 | R7 | R7 |
| R8 | R8 | R8 | R8 | R8 | R8 | R8_FIQ | R8 |
| R9 | R9 | R9 | R9 | R9 | R9 | R9_FIQ | R9 |
| R10 | R10 | R10 | R10 | R10 | R10 | R10_FIQ | R10 |
| R11 | R11 | R11 | R11 | R11 | R11 | R11_FIQ | R11 |
| R12 | R12 | R12 | R12 | R12 | R12 | R12_FIQ | R12 |
| R13 | R13 | R13_SVC | R13_ABT | R13_UND | R13_IRQ | R13_FIQ | R13_MON |
| R14 | R14 | R14_SVC | R14_ABT | R14_UND | R14_IRQ | R14_FIQ | R14_MON |
| PC | PC | PC | PC | PC | PC | PC | PC |
| CPSR | CPSR | CPSR | CPSR | CPSR | CPSR | CPSR | CPSR |
| | | SPSR_SVC | SPSR_ABT | SPSR_UND | SPSR_IRQ | SPSR_FIQ | SPSR_MON |

FIG. 22

16 / 56




FIG. 23

17 / 56




FIG. 24




FIG. 25

18 / 56




FIG. 26

19 / 56




FIG. 27

20 / 56




FIG. 28

21 / 56




FIG. 29

22 / 56




FIG. 30

23 / 56




FIG. 31

24 / 56




FIG. 32

25 / 56




FIG. 33

26 / 56

| INTERRUPT TYPE/PRIORITY | HOW HANDLED |
|----------------------------|----------------|
| 1 | S |
| 2 | S |
| 3 | NS |
| 4 | NS/S |
| 5 | NS |
| 6 | NS/S |
| 7 | NS |
| ⋮ | ⋮ |
| ⋮ | ⋮ |
| ⋮ | ⋮ |

NO S ONLY
HANDLERS
LOWER THAN
HIGHEST NS
HANDLER

FIG. 34




FIG. 35

27 / 56




FIG. 36

28 / 56




FIG. 37




FIG. 38

30 / 56




FIG. 39

31 / 56




FIG. 40




FIG. 41

32 / 56




FIG. 42

33 / 56




FIG. 43

34 / 56




FIG. 44




FIG. 45

36 / 56




FIG. 46

37 / 56




FIG. 47

38 / 56




FIG. 48




FIG. 49

39 / 56




FIG. 50A




FIG. 50B

41 / 56




FIG. 51






FIG. 52

42 / 56



43 / 56




FIG. 54

44 / 56




FIG. 55




FIG. 56




FIG. 57




FIG. 58

48 / 56

| METHOD OF ENTRY | HOW TO PROGRAM? | HOW TO ENTER? | ENTRY MODE |
|---------------------------------|---|---|-----------------------------|
| BREAKPOINT HITS | DEBUG TAP OR SOFTWARE (CP14) | PROGRAM BREAKPOINT REGISTER AND/OR CONTEXT-ID REGISTER AND COMPARISONS SUCCEED WITH INSTRUCTION ADDRESS AND/OR CP15 CONTEXT ID ⁽²⁾ | HALT/MONITOR ⁽¹⁾ |
| SOFTWARE BREAKPOINT INSTRUCTION | PUT A BKPT INSTRUCTION INTO SCAN CHAIN 4 (INSTRUCTION TRANSFER REGISTER) THROUGH DEBUG TAP OR USE BKPT INSTRUCTION DIRECTLY IN THE CODE | BKPT INSTRUCTION MUST REACH EXECUTION STAGE | HALT/MONITOR |
| VECTOR TRAP BREAKPOINT | DEBUG TAP | PROGRAM VECTOR TRAP REGISTER AND ADDRESS MATCHES | HALT/MONITOR |
| WATCHPOINT HITS | DEBUG TAP OR SOFTWARE (CP14) | PROGRAM WATCHPOINT REGISTER AND/OR CONTEXT-ID REGISTER AND COMPARISONS SUCCEED WITH INSTRUCTION ADDRESS AND/OR CP15 CONTEXT ID ⁽²⁾ | HALT/MONITOR ⁽¹⁾ |
| INTERNAL DEBUG REQUEST | DEBUG TAP | HALT INSTRUCTION HAS BEEN SCANNED IN | HALT |
| EXTERNAL DEBUG REQUEST | NOT APPLICABLE | EDBGRQ INPUT PIN IS ASSERTED | HALT |

⁽¹⁾: IN MONITOR MODE, BREAKPOINTS AND WATCHPOINTS CANNOT BE DATA-DEPENDENT.



⁽²⁾: THE CORES HAVE SUPPORT FOR THREAD-AWARE BREAKPOINTS AND WATCHPOINTS IN ORDER TO ABLE TO ENABLE SECURE DEBUG ON SOME PARTICULAR THREADS.

FIG. 60

49 / 56

| NAME | MEANING | RESET VALUE | ACCESS | INSERTED IN SCAN CHAIN FOR TEST |
|--------------------------------|---|-------------|---|---------------------------------|
| MONITOR MODE ENABLE BIT | 0: HALT MODE 1: MONITOR MODE | 1 | R/W BY PROGRAMMING THE ICE BY THE JTAG (SCAN 1) •R/W BY USING MRC/MCR INSTRUCTION (CP14) | YES |
| SECURE DEBUG ENABLE BIT | 0: DEBUG IN NON-SECURE WORLD ONLY 1: DEBUG IN SECURE WORLD AND NON-SECURE WORLD | 0 | IN FUNCTIONAL MODE OR DEBUG MONITOR MODE: R/W BY USING MRC/MCR INSTRUCTION (CP14) (ONLY IN SECURE SUPERVISOR MODE) IN DEBUG HALT MODE: NO ACCESS - MCR/MRC INSTRUCTIONS HAVE ANY EFFECT (R/W BY PROGRAMMING THE ICE BY THE JTAG (SCAN 1) IF JSDAEN=1) | NO |
| SECURE TRACE ENABLE BIT | 0: ETM IS ENABLED IN NON-SECURE WORLD ONLY. 1: ETM IS ENABLED IN SECURE WORLD AND NON-SECURE WORLD | 0 | IN FUNCTIONAL MODE OR DEBUG MONITOR MODE: R/W BY USING MRC/MCR INSTRUCTION (CP14) (ONLY IN SECURE SUPERVISOR MODE) IN DEBUG HALT MODE: NO ACCESS - MCR/MRC INSTRUCTIONS HAVE ANY EFFECT (R/W BY PROGRAMMING THE ICE BY THE JTAG (SCAN 1) IF JSDAEN=1) | NO |
| SECURE USER-MODE ENABLE BIT | 0: DEBUG IS NOT POSSIBLE IN SECURE USER MODE 1: DEBUG IS POSSIBLE IN SECURE USER MODE | 1 | IN FUNCTIONAL MODE OR DEBUG MONITOR MODE: R/W BY USING MRC/MCR INSTRUCTION (CP14) (ONLY IN SECURE SUPERVISOR MODE) IN DEBUG HALT MODE: NO ACCESS - MCR/MRC INSTRUCTIONS HAVE ANY EFFECT (R/W BY PROGRAMMING THE ICE BY THE JTAG (SCAN 1) IF JSDAEN=1) | NO |
| SECURE THREAD-AWARE ENABLE BIT | 0: DEBUG IS NOT POSSIBLE FOR A PARTICULAR THREAD 1: DEBUG IS POSSIBLE FOR A PARTICULAR THREAD | 0 | IN FUNCTIONAL MODE OR DEBUG MONITOR MODE: R/W BY USING MRC/MCR INSTRUCTION (CP14) (ONLY IN SECURE SUPERVISOR MODE) IN DEBUG HALT MODE: NO ACCESS - MCR/MRC INSTRUCTIONS HAVE ANY EFFECT (R/W BY PROGRAMMING THE ICE BY THE JTAG (SCAN 1) IF JSDAEN=1) | NO |

FIG. 61



51 / 56




FIG. 64




FIG. 65

52 / 56




FIG. 66A




FIG. 66B

53 / 56




FIG. 67




FIG. 68

| CP14 BITS IN DEBUG AND STATUS CONTROL REGISTER | | | MEANING |
|--|--|---|--|
| SECURE DEBUG ENABLE BIT | SECURE USER- MODE DEBUG ENABLE BIT | SECURE THREAD- AWARE DEBUG ENABLE BIT | |
| 0 | X | X | NO INTRUSIVE DEBUG IN ENTIRE WORLD IS POSSIBLE. ANY DEBUG REQUEST, BREAKPOINTS, WATCHPOINTS, AND OTHER MECHANISM TO ENTER DEBUG STATE ARE IGNORED IN ENTIRE SECURE WORLD |
| 1 | 0 | X | DEBUG IN ENTIRE SECURE WORLD IS POSSIBLE |
| 1 | 1 | 0 | DEBUG IN SECURE USER-MODE ONLY. ANY DEBUG REQUEST, BREAKPOINTS, WATCHPOINTS, AND OTHER MECHANISM TO ENTER DEBUG STATE ARE TAKEN INTO ACCOUNT IN USER MODE ONLY. |
| | | | (BREAKPOINTS AND WATCHPOINTS LINKED OR NOT TO A THREAD ID ARE TAKEN INTO ACCOUNT). ACCESS IN DEBUG IS RESTRICTED TO WHAT SECURE USER CAN HAVE ACCESS TO. |
| 1 | 1 | 1 | DEBUG IS POSSIBLE ONLY IN SOME PARTICULAR THREADS. IN THAT CASE ONLY THREAD-AWARE BREAKPOINTS AND WATCHPOINTS LINKED TO A THREAD ID ARE TAKEN INTO ACCOUNT TO ENTER DEBUG STATE. EACH THREAD CAN MOREOVER DEBUG ITS OWN CODE, AND ONLY ITS OWN CODE. |

FIG. 69A

55 / 56

| CP14 BITS IN DEBUG AND STATUS CONTROL REGISTER | | | MEANING |
|--|-----------------------------------|--------------------------------------|---|
| SECURE TRACE ENABLE BIT | SECURE USER-MODE DEBUG ENABLE BIT | SECURE THREAD-AWARE DEBUG ENABLE BIT | |
| 0 | X | X | NO OBSERVABLE DEBUG IN ENTIRE SECURE WORLD IS POSSIBLE. TRACE MODULE (ETM) MUST NOT TRACE INTERNAL CORE ACTIVITY |
| 1 | 0 | X | TRACE IN ENTIRE SECURE WORLD IS POSSIBLE |
| 1 | 1 | 0 | TRACE IS POSSIBLE WHEN THE CORE IS IN SECURE USER-MODE ONLY |
| 1 | 1 | 1 | TRACE IS POSSIBLE ONLY WHEN THE CORE IS EXECUTING SOME PARTICULAR THREADS IN SECURE USER MODE. PARTICULAR HARDWARE MUST BE DEDICATED FOR THIS, OR RE-USE BREAKPOINT REGISTER PAIR: CONTEXT ID MATCH MUST ENABLE TRACE INSTEAD OF ENTERING DEBUG STATE |

FIG. 69B




FIG. 70

56 / 56

| METHOD OF ENTRY | ENTRY WHEN IN NON-SECURE WORLD | ENTRY WHEN IN SECURE WORLD |
|---------------------------------|---|--|
| BREAKPOINT HITS | NON-SECURE PREFETCH ABORT HANDLER | SECURE PREFETCH ABORT HANDLER |
| SOFTWARE BREAKPOINT INSTRUCTION | NON-SECURE PREFETCH ABORT HANDLER | SECURE PREFETCH ABORT HANDLER |
| VECTOR TRAP BREAKPOINT | DISABLED FOR NON-SECURE DATA ABORT AND NON-SECURE PREFETCH ABORT INTERRUPTIONS. FOR OTHER NON-SECURE EXCEPTIONS, PREFETCH ABORT | DISABLED FOR SECURE DATA ABORT AND SECURE PREFETCH ABORT EXCEPTIONS ⁽¹⁾ . FOR OTHER EXCEPTIONS, SECURE PREFETCH ABORT |
| WATCHPOINT HITS | NON-SECURE DATA ABORT HANDLER | SECURE DATA ABORT HANDLER |
| INTERNAL DEBUG REQUEST | DEBUG STATE IN HALT MODE | DEBUG STATE IN HALT MODE |
| EXTERNAL DEBUG REQUEST | DEBUG STATE IN HALT MODE | DEBUG STATE IN HALT MODE |

⁽¹⁾ SEE INFORMATION ON VECTOR TRAP REGISTER

⁽²⁾ NOTE THAT WHEN EXTERNAL OR INTERNAL DEBUG REQUEST IS ASSERTED, THE CORE ENTERS HALT MODE AND NOT MONITOR MODE

FIG. 71A

| METHOD OF ENTRY | ENTRY IN NON-SECURE WORLD | ENTRY IN SECURE WORLD |
|---|--|------------------------------------|
| BREAKPOINT HITS | NON-SECURE PREFETCH ABORT HANDLER | BREAKPOINT IGNORED |
| SOFTWARE BREAKPOINT INSTRUCTION | NON-SECURE PREFETCH ABORT HANDLER | INSTRUCTION IGNORED ⁽¹⁾ |
| VECTOR TRAP BREAKPOINT | DISABLED FOR NON-SECURE DATA ABORT AND NON-SECURE PREFETCH ABORT INTERRUPTIONS. FOR OTHER INTERRUPTION NON-SECURE PREFETCH ABORT | BREAKPOINT IGNORED |
| WATCHPOINT HITS | NON-SECURE DATA ABORT HANDLER | WATCHPOINT IGNORED |
| INTERNAL DEBUG REQUEST | DEBUG STATE IN HALT MODE | REQUEST IGNORED |
| EXTERNAL DEBUG REQUEST | DEBUG STATE IN HALT MODE | REQUEST IGNORED |
| DEBUG RE-ENTRY FROM SYSTEM SPEED ACCESS | NOT APPLICABLE | NOT APPLICABLE |

⁽¹⁾ AS SUBSTITUTION OF BKPT INSTRUCTION IN SECURE WORLD FROM NON-SECURE WORLD IS NOT POSSIBLE, NON-SECURE ABORT MUST HANDLE THE VIOLATION.

FIG. 71B